A Reconfigurable Coprocessor for Finite Field Multiplication in GF(2^n)

Published in: Proceedings of the IEEE Workshop on Heterogeneous reconfigurable Systems on Chip, April 2002

Abstract

The performance of elliptic curve based public key cryptosystems is mainly appointed by the efficiency of the underlying finite field arithmetic. This work describes a reconfigurable finite field multiplier, which is implemented within the latest family of Field Programmable System Level Integrated Circuits FPSLIC from Atmel, Inc. The architecture of the coprocessor is adapted from Karatsuba's divide and conquer algorithm and allows for a reasonable speedup of the top-level public key algorithms. The VHDL hardware models are automatically generated based on an eligible operand size, which permits the optimal utilization of a particular FPSLIC device.

Authors

Michael Jung, Felix Madlener, Markus Ernst and Sorin A. Huss

Download

Article (PDF) -- © 2002 IEEE
Poster (PPT)